### APPLICATION FOR UNITED STATES LETTERS PATENT

INVENTOR(S): Alex Lopez-Estrada

**ASSIGNEE:** Intel Corporation

### TITLE:

# REDUCTION OF ADDRESS ALIASING

#### ATTORNEYS AND CORRESPONDENCE ADDRESS:

Patent and Trademark Office Mail:

Jeffri A. Kaminski VENABLE LLP P.O. Box 34385 Washington, D.C. 20043-9998

Tel.: 202-344-4800 Fax: 202-344-8300

Attorney Docket No. 42339-193224

Client Ref: P17861

## REDUCTION OF ADDRESS ALIASING

#### Inventor(s):

# Alex Lopez-Estrada

# Background of the Invention

[0001] Computer systems may employ a multi-level hierarchy of memory, with relatively fast, expensive, but limited-capacity memory at the highest level of the hierarchy proceeding to relatively slower, lower cost, but higher-capacity memory at the lowest level of the hierarchy. Typically, the hierarchy includes a small fast memory called a cache, either physically integrated within a processor or mounted physically close to the processor for speed. The computer system may employ separate instruction caches and data caches. In addition, the computer system may use multiple levels of caches. The use of a cache is transparent to a computer program at the instruction level and can thus be added to a computer architecture without changing the instruction set or requiring modification to existing programs.

[0002] A cache hit occurs when a processor requests an item from a cache and the item is present in the cache. A cache miss occurs when a processor requests an item from a cache and the item is not present in the cache. In the event of a cache miss, the processor retrieves the requested item from a lower level of the memory hierarchy. In many processor designs, the time required to access an item for a cache hit is one of the primary limiters for the clock rate of the processor, if the designer is seeking a single cycle cache access time. In other designs, the cache access time may be multiple cycles, but the performance of a processor can be improved in most cases when the cache access time in cycles is reduced. Therefore, optimization of access time for cache hits is critical to the performance of the computer system.

[0003] Associated with cache design is a concept of virtual storage. Virtual storage systems permit a computer programmer to think of memory as one uniform single-level storage unit but actually provide a dynamic address-translation unit that automatically moves

Venable Ref: Client-Matter 42339-193224 Client Ref: P17861

program blocks on pages between auxiliary storage and the high speed storage (cache) on demand.

- [0004] Memory may be organized into words (for example, 32 bits or 64 bits per word). The minimum amount of memory that can be transferred between a cache and the next lower level of memory hierarchy is called a line or a block. A line may be multiple words (for example, 16 words per line). Memory may also be divided into pages, or segments, with many lines per page. In some computer systems page size may be variable.
- [0005] In modern computer memory architectures, a central processing unit (CPU) may produce virtual addresses that are translated by a combination of hardware and software to physical addresses. The physical addresses may then be used to access a physical main memory. A group of virtual addresses may be dynamically assigned to each page. A special case of this dynamic assignment is when two or more virtual addresses are assigned to the same physical page. This is called virtual address aliasing. Virtual memory requires a data structure, sometimes called a page table, that translates the virtual address to the physical address. To reduce address translation time, computers may use a specialized associative cache dedicated to address location, commonly called a dynamic translation look-aside buffer (DTLB).
- [0006] Figure 1 illustrates an example of a memory architecture 10. The memory depicted is a first level cache memory having 8 kilobytes (KB). The cache memory may be arranged into four ways 12, 14, 16, 18. Each of the ways 12, 14, 16, 18 may be two KB in size and may include thirty-two lines 20 of sixty-four bytes. A tag 22 for each cache line 20 per way may also maintained in the memory 10. The tag 22 may include the state of the cache line 20 and a page tag that may indicate to which page directory 25A, B, C, D a cache line 20 belongs.
- [0007] A programmer may have a thirty-two bit linear address view of the memory. In order to access the memory, the programmer may use a thirty-two bit address 24. The thirty-two bit linear address 24 may be submitted to the DTLB 26. DTLB 26 may convert the linear address 24 into a thirty-six bit physical address 28. All memory references, for example, loads and stores, may first be submitted to the DTLB 26. The physical address 28 may contain portions 29, 30 that correspond to the cache line and page tag, respectively, to be used

Client Ref: P17861

for cache lookup. In the cache lookup stage, all first level cache ways may be indexed by the cache line given by portion 29 of the physical address 28. Portion 29 may be included in bits 6-10 of the physical address 28. The cache then verifies the page tag defined in portion 30 of the physical address 28 on all cache ways 12, 14, 16, 18 to find a match for the physical address 28. The cache lookup comparison 32 may be done using only five bits of the page tag in portion 30, for a total of sixteen bits in the lookup. If a match for the page tag and cache line is found, the state of the cache line may be verified and modified according to the modified, exclusive, shared, invalid (MESI) protocol. In the case of a cache miss, the address may be passed to a second level cache.

[0008] Since only sixteen bits may be used for the cache lookup operation, unresolved conflicts may exist with locations that are aliased to addresses that are in the 64 KB range. That is, references that are  $2^{16}$  bytes apart may not be resolvable in the first level cache. This may introduce a performance penalty termed "aliasing conflicts". Aliasing conflicts occur when a cache reference, load or store, occurs when the sixteen bits of the linear address are identical to a reference, load or store, which is currently underway. The second reference cannot begin until the first reference is retired from the cache. In an example that uses sixteen bits for the linear address, every 64 KB ( $2^{16}$ ) are aliased to the same cache line. This type of aliasing is therefore termed 64 K aliasing conflicts. Aliasing conflicts also exist for different numbers of bits for the address. Aliasing conflicts are a significant issue for many critical software applications and may cause serious performance problems.

# Brief Description of the Drawings

[0009] The invention may be understood by referring to the following description and accompanying drawings, wherein like reference numbers generally indicate identical, functionally similar, and/or structurally similar elements.

[00010] FIG. 1 is a schematic diagram of a memory architecture;

[00011] FIG. 2 is a schematic diagram of a memory divided into memory blocks according to an exemplary embodiment of the invention;

[00012] FIG. 3 is a schematic diagram of another memory divided into memory blocks according to an exemplary embodiment of the invention;

- [00013] FIG. 4 is a schematic diagram of a memory queue storing data according to an exemplary embodiment of the invention;
- [00014] FIG. 5 is an example of pseudo code according to an exemplary embodiment of the invention; and
- [00015] FIG. 6 is a flow chart of a method according to an embodiment of the invention.

# Detailed Description of Exemplary Embodiments of the Present Invention

- [00016] Unless specifically stated otherwise, as apparent from the following discussions, it is appreciated that throughout the specification discussions utilizing terms such as "processing," "computing," "calculating," "determining," or the like, refer to the action and/or processes of a computer or computing system, or similar electronic computing device, that manipulate and/or transform data represented as physical, such as electronic, quantities within the computing system's registers and/or memories into other data similarly represented as physical quantities within the computing system's memories, registers or other such information storage, transmission or display devices.
- [00017] In a similar manner, the term "processor" may refer to any device or portion of a device that processes electronic data from registers and/or memory to transform that electronic data into other electronic data that may be stored in registers and/or memory. A "computing platform" may comprise one or more processors.
- [00018] Embodiments of the present invention may include apparatuses for performing the operations herein. An apparatus may be specially constructed for the desired purposes, or it may comprise a general purpose device selectively activated or reconfigured by a program stored in the device.
- [00019] Embodiments of the invention may be implemented in one or a combination of hardware, firmware, and software. Embodiments of the invention may also be implemented as instructions stored on a machine-accessible medium, which may be read and executed by a computing platform to perform the operations described herein. A machine-accessible medium may include any mechanism for storing or transmitting information in a form readable by a machine (e.g., a computer). For example, a machine-accessible medium may include read only memory (ROM); random access memory (RAM); magnetic disk storage

media; optical storage media; flash memory devices; electrical, optical, acoustical or other form of propagated signals (e.g., carrier waves, infrared signals, digital signals, etc.), and others.

An exemplary embodiment of the invention provides a method for reducing [00020] address aliasing conflicts. A memory may be divided into a plurality of memory blocks. The location of data in a memory block may be offset in order to avoid aliasing conflicts. Figure 2 illustrates an example of a memory 34 divided into a number of memory blocks 34<sub>0-N</sub>. The memory blocks 34<sub>0-N</sub> may have a uniform size. In this example, the memory blocks may be memory mapped buffers  $34_{0-N}$ . The buffers  $34_{0-N}$  may be organized as a ring buffer. If sixteen bits are used for the address cache look-up operation, every 64 KB in the memory 34 may be an aliased address. Although described below in conjunction with a ring buffer, embodiments of the present invention may also be used with other types of buffers, such as linear buffers, as well as with any type of memory that may have address aliasing conflicts. The specific number of memory blocks and the size of each memory block may depend on the particular implementation and application. Additionally, the method may be used explicitly by a compiler, such as providing compiler intrinsics to be used by a programmer, or implicitly, such as the compiler automatically recognizing the presence of potential aliased ring buffers and further optimizing the buffer allocations using this method.

[00021] For illustrative purposes, an example of aliasing conflicts in Internet Protocol (IP) forwarding is described below. This example may correspond to a Linux\* IP stack. Consider an embedded platform including two network interface cards (NICS). Packets may be received on a first one of the NICs, queued in a packet backlog, and scheduled for network processing. The packets may then be sent on to the second NIC for transmission. A network queue may be programmed to hold up to 256 memory mapped buffers,  $38_0 - 38_{255}$ , Figure 3. These 256 memory mapped buffers 38 may make up a ring buffer 40. 4KB of memory may be allocated for each IP packet. Therefore, each buffer 38 may have a size of 4KB.

[00022] Assuming the buffers 38 have a size of 4KB, every sixteenth IP packet may have an aliased memory address. For example, as shown in Figure 3, the packet ring buffer 40 may be divided into 256 socket buffers 38. Each socket buffer 38 may have an address 42. The address 42 for the socket buffers 38 may be repeated every sixteenth buffer. Thus, the

Venable Ref: Client-Matter 42339-193224

Client Ref: P17861

addresses for buffers  $38_0$ - $38_{15}$  may be repeated for buffers  $38_{16}$ - $38_{31}$ , and may then be repeated again for buffers  $38_{32}$ - $38_{48}$ , etc. As indicated by arrow 44, the address for socket buffer  $38_0$  may be repeated for socket buffer  $38_{16}$ ; and repeated again for buffer  $38_{32}$ , arrows 46, 47. The address for socket buffer  $38_1$ , may be repeated for socket buffers  $38_{17}$  and  $38_{33}$  and so on. If the ring buffer 40 holds up to 256 packets and the packets are allocated contiguously in memory, then there may be at least sixteen aliased addresses per packet. The network stack and kernel may reference all of the packets in the queue, and aliasing conflicts may occur. As an example, the network stack may consume packets at a rate such that the queue averages 256 packets. At any instance in time, there may be sixteen aliasing conflicts per packet. If the network stack consumes packets so that the queue may average 128 packets, there may be 8 conflicts per packet, and so forth.

In order to reduce the number of aliasing conflicts, a location of data in at least one of the memory buffers 38 may be offset. The offset may be achieved by offsetting a pointer to each possible aliased buffer by a number of cache lines in order to avoid address aliasing. The offset may be determined based on the amount of data to be stored in the buffer. For example, in the IP forwarding case described above, the NIC driver and network stack may reference at most sixty bytes of IP header. This may consume twenty bytes default and forty bytes of IP options. An additional fourteen bytes may be provided for an Ethernet header, for a total of seventy-four bytes. Each cache line in the memory may be made up of sixty-four bytes. Therefore an offset of two cache lines, 128 bytes, may locate the data in the buffer to avoid address aliasing. The data in those buffers that may have aliasing conflicts may be offset from the beginning of the buffer by two cache lines.

[00024] In an exemplary method of determining the offset, the number of possible alias locations in the ring buffer 40 may be determined. A count of the number of possible aliased locations may be kept. A specific offset for each buffer 38 may be determined by multiplying the counter by the size of the offset. As each new alias to an original address is found, the counter is incremented by one. Figures 4 and 5 illustrate an example of this approach. In Figure 4, a memory queue 50 is illustrated. The memory queue 50 may be comprised of a number of socket buffers 52. In this example, the memory queue 50 includes 256 socket buffers 52<sub>0</sub>-52<sub>255</sub>. Data may be stored in a data field 54 in the socket buffers 52. Socket

Venable Ref: Client-Matter 42339-193224

Client Ref: P17861

buffer 52<sub>0</sub> includes data field 54<sub>0</sub>, socket buffer 52<sub>1</sub> includes data field 54<sub>1</sub> and so on. An offset for the data fields 54 within the socket buffers 52 may be determined according to the exemplary method described above. In this example, the socket buffers may be 4KB buffers, although other size buffers are also possible. Consequently, every sixteenth socket buffer 52 may have an address aliasing conflict. The offset in bytes for a buffer k may be determined by the following equation:

[00025] Offset =  $128 * \lfloor k/16 \rfloor$ ; where is  $\lfloor X \rfloor$  the nearest integer that is less than or equal to X.

[00026] Accordingly, for the first sixteen buffers 52<sub>0-15</sub>, the offset may be zero bytes. For the next sixteen buffers, the offset may be 128 bytes. Thus, the data field 54 for each of socket buffers 52<sub>16-31</sub> may be offset by 128 bytes or two cache lines as is shown in Figure 4. For socket buffers 54<sub>240-255</sub>, the offset may be 2K, and so on. Data may be written to buffers based on the offset. Figure 5 illustrates pseudo-code that may be used for this approach.

[00027] Referring now to Figure 6, a flow chart according to another exemplary method of the invention is described. An initial size for the buffer or memory blocks and the number of buffers in the memory may be determined, per blocks 70, 72. This determination may be made depending upon the specific implementation. An aliasing range may also be determined, block 74. The aliasing range may be the number of bytes between aliased locations, for example, 64KB for 64K aliasing. The aliasing range may also depend on the specific implementation. Based on this information, the number of possible alias locations may be determined. For example, the number of possible aliased locations may be found using the following equation:

$$M = N * B / AR \tag{1}$$

where M is the number of aliased locations, N is the intended number of buffers, B is the intended size of the buffer and AR is the number of bytes between aliased locations. For the example of 64K aliasing, equation (1) becomes M = 256 \* 2048 / 65536 = 8.

Venable Ref: Client-Matter 42339-193224 Client Ref: P17861

[00028] Additional memory may be allocated to each buffer to ensure that the buffer is appropriately sized to accommodate both the data to be stored as well as the maximum offset, block 76. The new buffer size may be determined using the following equation:

$$B' = B + M * NCL * CLS$$
 (2)

- [00029] where B' is the new buffer size given in bytes, M is computed from equation (1), NCL is the number of desired offset cache lines, and CLS is the cache line size in bytes. CLS may depend upon a particular processor being used and may be implementation specific. The number of offset cache lines may be input by a user or may be a fixed number. Again, the number of offset cache lines may be implementation specific. In the IP forwarding example given above, the number of offset cache lines may be two, and for a Pentium® 4 processor (produced by Intel corp., Santa Clara, CA), the cache line size may be 64 bytes.
- [00030] A new number of possible aliased locations may be determined based on the new buffer B' size, block 78. The new number of possible aliased locations may be determined using the following equation:

$$M' = N * B' / AR$$
 (3)

[00031] The process may return to block 76 to reallocate memory to hold the maximum offset based on the new number of aliased locations M'. This process may be repeated as often as desired, but may preferably be repeated once. The process may then proceed to block 80. Per block 80, an offset for each memory buffer may be determined. The offset may be determined for each memory block K using the following equation:

$$O_k = NCL \cdot CLS \cdot mod(\lfloor k/(N/M') \rfloor, M') \quad k=0, 1, 2 \dots N-1$$
(4)

[00032] A modulo operation is used so that the allocated buffer size does not overflow. Accordingly, the offset may wrap around every number of possible aliased locations (M). The location of the data within the memory may then be varied based upon the offset. This may be done by adding the appropriate offset to a pointer to each memory location block 82. The offset may be computed for each memory block K using the following equation:

Pointer<sub>k</sub> = Pointer<sub>k</sub> + 
$$O_k$$
 k=0, 1, 2 ... N-1

[00033] This process may significantly reduce the number of aliasing conflicts. The process may be applied to any application that uses ring buffers or other addressing techniques in which address aliasing is possible. Additionally, although the invention has

Venable Ref: Client-Matter 42339-193224

Client Ref: P17861

been described with reference to NIC processing, the same approach is also applicable to any memory mapped I/O device and any user level applications that use buffers or memory blocks.

[00034] The embodiments illustrated and discussed in this specification are intended only to teach those skilled in the art the best way known to the inventors to make and use the invention. Nothing in this specification should be considered as limiting the scope of the present invention. The above-described embodiments of the invention may be modified or varied, and elements added or omitted, without departing from the invention, as appreciated by those skilled in the art in light of the above teachings. It is therefore to be understood that, within the scope of the claims and their equivalents, the invention may be practiced otherwise than as specifically described.